Timing And Placement Optimization For Segmented Bus Architectures For Low Power Asic Design