Performance Debugging Frameworks For Fpga High-Level Synthesis