A Simple Multi-Core Functional Cache Design Simulator