A stochastic RTL circuit generator for FPGA architecture and CAD evaluation