Designing network-on-chips for throughput accelerators