A Delay-Locked Loop for Multiple Clock Phases/Delays Generation